Simulation and Synthesis Model of SPI Bus using Verilog HDL. jier [Internet]. 2025 Dec. 26 [cited 2026 Aug. 5];5(4). Available from: https://jier.org/index.php/journal/article/view/4081