[1]
“Simulation and Synthesis Model of SPI Bus using Verilog HDL”, jier, vol. 5, no. 4, Dec. 2025, Accessed: Apr. 06, 2026. [Online]. Available: https://jier.org/index.php/journal/article/view/4081